UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/534,462	05/11/2005 Daniel Chatroux		123886	5027		
25944 OLIFF & BERI	7590 10/22/200 RIDGE, PLC	EXAMINER				
P.O. BOX 3208		MEMULA, SURESH				
ALEAANDRIA	1, VA 22320-4630		ART UNIT	PAPER NUMBER		
			2825			
		MAIL DATE	DELIVERY MODE			
			10/22/2008	PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		A	Application No.		Applicant(s)				
Office Action Summary			0/534,462		CHATROUX ET AL.				
			xaminer		Art Unit				
		SI	URESH MEMU	ILA	2825				
The MAILING Period for Reply	B DATE of this communi	ication appear	rs on the cove	r sheet with the c	orrespondence ad	ddress			
WHICHEVER IS LC - Extensions of time may be after SIX (6) MONTHS fre - If NO period for reply is s - Failure to reply within the Any reply received by the	ATUTORY PERIOD FO DNGER, FROM THE M. e available under the provisions. on the mailing date of this comm pecified above, the maximum sta set or extended period for reply office later than three months a tment. See 37 CFR 1.704(b).	AILING DATE of 37 CFR 1.136(a) unication. ututory period will ap will, by statute, cau	E OF THIS CO ). In no event, how pply and will expire use the application t	OMMUNICATION ever, may a reply be tim SIX (6) MONTHS from to become ABANDONEI	J. nely filed the mailing date of this of (35 U.S.C. § 133).	•			
Status									
1) Responsive to	o communication(s) file	d on <i>25 Augu</i>	ıst 2008						
2a) This action is	` ,	<del></del>	tion is non-fin	al.					
′ <del>=</del>	olication is in condition	, <del></del>			secution as to the	e merits is			
<i>,</i> — · · ·	ordance with the practic		-	•					
Disposition of Claims			, <b>.</b> , ,						
	E intone manadinar in the								
	Claim(s) <u>17-35</u> is/are pending in the application.  4a) Of the above claim(s) is/are withdrawn from consideration.								
		e withdrawn i	irom consider	ation.					
	5) Claim(s) is/are allowed.								
6)⊠ Claim(s) <u>17-3</u>									
	_ is/are objected to.								
8)[ Claim(s)	_ are subject to restric	tion and/or el	ection require	ment.					
Application Papers									
9)☐ The specificat	ion is objected to by the	e Examiner.							
10)⊠ The drawing(s	) filed on <u>11 May 2005</u>	is/are: a)⊠ a	accepted or b	) objected to t	y the Examiner.				
10)☑ The drawing(s) filed on <u>11 May 2005</u> is/are: a)☑ accepted or b)☐ objected to by the Examiner.  Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).									
Replacement d	rawing sheet(s) including	the correction	is required if th	e drawing(s) is obj	ected to. See 37 C	FR 1.121(d).			
<u> </u>	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority under 35 U.S.	C. § 119								
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>									
	's Patent Drawing Review (P' Statement(s) (PTO/SB/08)	TO-948)	4)	Interview Summary Paper No(s)/Mail Da Notice of Informal Pa Other:	nte				

Art Unit: 2825

### **DETAILED ACTION**

This office action is a response to the RCE filed on 8/25/2008. After further consideration, the prior art rejections under the <u>Tamura</u> reference are withdrawn. However, this application is not in condition for allowance in view of the newly considered art detailed below. Claims 17-35 are pending, of which claims 31-35 are newly added.

### Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 08/25/2008 has been entered.

## Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 3. Claims 17-29 and 31-35 are rejected under 35 U.S.C. 102(e) as being anticipated by US Pub. No. 2003/0155963 to Huang (Hereinafter: Huang).
- 4. As to claim 17,

an integrated circuit comprising at least a digital part comprising a plurality transistors connected to one another so as to form a plurality of functional elements (¶28),

the functional elements being grouped in subassemblies (FIG. 2: Subassembly 1: elements 218-219; Subassembly 2: elements 220-221) each comprising a first and a

Application/Control Number: 10/534,462

Art Unit: 2825

second electrical supply terminal (FIG. 2: elements Vdd and GND) and a clock input (FIG. 2: input line elements 210/211 and 212/213 corresponding to transistors 218-221),

Page 3

the subassemblies being connected in series by their supply terminals to the terminals of a voltage supply source (FIG. 2: elements 218-221 are connected in series to Vdd and GND),

wherein a same clock signal is applied to the clock input of all subassemblies (FIG. 2: element CLK at input of element 223) by a device for shifting the levels of the clock signals (FIG. 2: elements 214-217 or 222-226),

wherein the subassemblies are formed in such a way that a same current flows through each of the subassemblies (FIG. 2: subassemblies 218-219 and 220-221 are connected in series, thus the current, at all times, is the same).

- 5. As to claim 18, wherein the clock inputs of at least two adjacent subassemblies are connected by a device for shifting the clock signal levels (FIG. 2: elements 214-217 or 223-226).
- 6. As to claim 19, wherein the clock input of an end subassembly is connected by an additional device for shifting the clock signal levels at the output of the clock circuit (FIG. 2: Subassembly 218-219 with corresponding elements 222, 214-215, 223-224; or Subassembly 220-221 with corresponding elements 216-217, 225-226).
- 7. As to claim 20, wherein the device for shifting the clock signal levels comprises at least one capacitor (FIG. 2: elements 214-217).
- 8. As to claim 21, wherein the device for shifting the clock signal levels comprises at least one transistor (¶21; FIG. 2: elements 223-226 or 218-222).
- 9. As to claim 22, wherein all the subassemblies are identical (FIG. 2: subassemblies 218-219 and 220-221 are both electrical components).
- 10. As to claim 23, wherein each of the subassemblies comprises a voltage limiting circuit connected between the first and the second electrical supply terminals (¶3, 19, 30-33; FIG. 2: elements 218-222).
- 11. As to claim 24, wherein the voltage limiting circuit comprises a diode (¶3, 19, 30-33).

Art Unit: 2825

12. As to claim 25, wherein the voltage limiting circuit comprises a transistor (FIG. 2: elements 218-222).

- 13. As to claim 26, wherein each subassembly comprises a decoupling capacitor connected between the first and second electrical supply terminals of the subassembly (FIG. 2: elements 214-217, C<sub>out</sub>).
- 14. As to claim 27, wherein the integrated circuit comprises electrical insulation between the subassemblies (¶3, 19, 30-33; FIG. 2: elements 218-222).
- 15. As to claim 28, wherein the means for electrical insulation between the different subassemblies are reverse biased diode junctions (¶3-5, 19, 30-33; FIG. 1-2: elements 218-222).
- 16. As to claim 29, wherein the means for electrical insulation between the different subassemblies are dielectric zones (¶3-5, 19, 30-33; FIG. 1-2: elements 218-222).
- 17. As to claim 31, wherein the subassemblies are at different electrical potentials (FIG. 2: Subassembly 218-219 is closer to a positive potential; Subassembly 220-221 is closer to a negative potential), wherein a potential difference between two end subassemblies is greater than a potential difference between terminals of each subassembly (FIG. 2, in example, at the Vdd end of subassembly 218-219 the potential is positive x, at the GND end of subassembly 220-221 the potential is zero; thus the difference of the ends is always x, and due to impedance is always greater than the individual potential at each subassembly.).
- 18. As to claim 32, wherein a voltage level of the clock signal applied to the clock input of each subassembly is adapted to voltages present at the first and second electrical supply terminals of the corresponding subassembly (FIG. 2: elements 222-226).
- 19. As to claim 33, wherein the same current flowing through the different subassemblies varies by less than 20% (FIG. 2: subassemblies 218-219 and 220-221 are connected in series, thus the current, at all times, is equivalent and therefore less than 20%).
- 20. As to claim 34, wherein the subassemblies are formed in such a way that, at all times in operation, the same current flows through each of the subassemblies (FIG. 2:

Art Unit: 2825

subassemblies 218-219 and 220-221 are connected in series, thus the current, at all times, is the same).

21. As to claim 35,

applying a same clock signal to a clock input of all subassemblies (FIG. 2: element CLK at input of element 223) via a device for shifting the levels of the clock signals (FIG. 2: elements 214-217 or 222-226),

the subassemblies being in a structure in which an IC comprises at least a digital part comprising a plurality of transistors connected to one another so as to form a plurality of functional elements (¶28),

the functional elements being grouped in subassemblies each comprising a first and a second electrical supply terminal (FIG. 2: elements Vdd and GND) and a clock input (FIG. 2: input line elements 210/211 and 212/213 corresponding to transistors 218-221),

the subassemblies being connected in series by their supply terminals to the terminals of a voltage supply source (FIG. 2: elements 218-221 are connected in series to Vdd and GND).

wherein the subassemblies are formed in such a way that, at all times, the same current flows through each of the subassemblies (FIG. 2: subassemblies 218-219 and 220-221 are connected in series, thus the current, at all times, is the same).

## Claim Rejections - 35 USC § 103

- 22. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 23. Claim 30 is rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Huang</u> in view of one or more of:

US Pub. No. 2004/0077151 to Bhattacharyya (Hereinafter: <u>Bhattacharyya</u>), US Pub. No. 2004/0087084 to Hsieh (Hereinafter: <u>Hsieh</u>),

Art Unit: 2825

US Pub. No. 2004/0094763 to Agnello et al. (Hereinafter: <u>Agnello</u>), **and/or** US Pub. No. 2004/0018668 to Maszara (Hereinafter: <u>Maszara</u>).

- 24. <u>Huang</u> teaches substantially all of the limitations as stated above, but <u>Huang</u> does not explicitly teach the IC comprising silicon-on-insulator.
- 25. **Bhattacharyya discloses** an IC comprising silicon-on-insulator (Abstract; ¶4,
- 15), <u>Hsieh</u> discloses an IC comprising silicon-on-insulator (¶24), <u>Agnello</u> discloses an IC comprising silicon-on-insulator (¶49), and <u>Maszara</u> discloses an IC comprising silicon-on-insulator (¶2).
- 26. It would have been obvious to one of ordinary skill in the art at the time of the Applicant's invention to have combined the teachings of <u>Huang</u> with one or more of <u>Bhattacharyya</u>, <u>Hsieh</u>, <u>Agnello</u>, and/or <u>Maszara</u> to utilize an IC comprising silicon-on-insulator in order to:
  - a. provide advantages of significant speed, power, and radiation immunity (<a href="mailto:Bhattacharyya">Bhattacharyya</a>: ¶4);
  - b. reduce undesired capacitance (Maszara: ¶2),
  - c. suppress short channel effect (Maszara: ¶2),
  - d. reduce latch-up and soft errors (Maszara: ¶2), and/or
  - e. implement well-documented (<u>Maszara</u>: ¶2), well-known (<u>Hsieh</u>: ¶ 24), and conventionally utilized (<u>Bhattacharyya</u>: Abstract; ¶15; <u>Agnello</u>: ¶49) SOI technology.

# Response to Arguments

27. Applicant's arguments have been considered but are moot in view of the new ground(s) of rejection.

Art Unit: 2825

#### Conclusion

28. Any inquiry concerning this communication or earlier communications from the examiner should be directed to SURESH MEMULA whose telephone number is (571)272-8046. The examiner can normally be reached on Monday-Friday 8:00-4:30. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jack Chiang can be reached on 571-272-7483. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

29. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Suresh Memula/

/Phallaka Kik/ Primary Examiner, Art Unit 2825

Art Unit 2825 October 22, 2008